Intel 3 Represents an Intel Foundry Milestone
By Jim McGregor, Tirias Research
EETimes (June 18, 2024)
At the 2024 IEEE Symposium on VLSI Technology & Circuits in Hawaii, Intel provided details of the Intel 3 semiconductor process node, the third of five nodes in four years promised under CEO Pat Gelsinger’s IDM 2.0 manufacturing strategy. Intel 3 represents a major step in the Intel Foundry strategy as the first advanced process node joining the Intel 16 mature process node and a precursor to Intel’s angstrom process nodes: Intel 20A and Intel 18A.
These latter process nodes introduce gate-all-around (or what Intel calls RibbonFET) technology, and backside power delivery (or PowerVia) while returning Intel to the forefront of semiconductor manufacturing. These middle process nodes have been viewed by many as just subnodes introducing simple process enhancements. But as Intel demonstrated in a paper at the IEEE Symposium, Intel 3 represents a full node transition in terms of technology and performance efficiency that will benefit both Intel and the rest of the industry.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
- proteanTecs Joins Intel Foundry Services (IFS) Accelerator IP Alliance Program
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
- Intel Foundry and Arm Announce Multigeneration Collaboration on Leading-Edge SoC Design
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data