Intel 3 Represents an Intel Foundry Milestone
By Jim McGregor, Tirias Research
EETimes (June 18, 2024)
At the 2024 IEEE Symposium on VLSI Technology & Circuits in Hawaii, Intel provided details of the Intel 3 semiconductor process node, the third of five nodes in four years promised under CEO Pat Gelsinger’s IDM 2.0 manufacturing strategy. Intel 3 represents a major step in the Intel Foundry strategy as the first advanced process node joining the Intel 16 mature process node and a precursor to Intel’s angstrom process nodes: Intel 20A and Intel 18A.
These latter process nodes introduce gate-all-around (or what Intel calls RibbonFET) technology, and backside power delivery (or PowerVia) while returning Intel to the forefront of semiconductor manufacturing. These middle process nodes have been viewed by many as just subnodes introducing simple process enhancements. But as Intel demonstrated in a paper at the IEEE Symposium, Intel 3 represents a full node transition in terms of technology and performance efficiency that will benefit both Intel and the rest of the industry.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
- Intel Foundry and Arm Announce Multigeneration Collaboration on Leading-Edge SoC Design
- Rambus Joins the Intel Foundry Services (IFS) Accelerator IP Alliance to Enable State-of-the-Art SoCs
- Intel Foundry Services Ushers in a New Era
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory