Intel Foundry's "No. 1" Customer - U.S. DoD - Targets GAA
By Alan Patterson, EETimes (September 29, 2022)
The U.S. Department of Defense (DoD) is Intel Foundry Services’ (IFS’s) “No. 1” customer, IFS president Randhir Thakur told EE Times, noting that IFS plans to be part of the DoD state-of-the-art heterogeneous integrated packaging (SHIP) program. That program will necessitate deep knowledge of gate-all-around (GAA) technology facilitating high-transistor–density 3D chips.
Intel’s new foundry unit has an initial $250 million contract with the DoD to provide chip design and development. The next step, for a much larger and unnamed dollar figure, will include manufacturing if IFS can meet certain national security criteria, Thakur said in an interview on the sidelines of Intel’s latest fab project in Columbus, Ohio
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
Related News
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- BrainChip Joins Intel Foundry Services to Advance Neuromorphic AI at the Edge
- Sofics joins the Intel Foundry Services (IFS) Accelerator IP Alliance program
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency