Innovative Silicon's Z-RAM Ultra Dense Memory IP Now Backed by 10th Patent; Memory Innovator Has 41 Additional Patents Pending and 5 U.S. Applications Allowed
--Innovative Silicon Inc. (ISi), the developer of Z-RAM(R) high density memory IP, today announced that it has been awarded its tenth patent on advanced memory technology: U.S. patent 6,982,913. ISi now has been granted nine U.S. and one Taiwan patent, with another five U.S. patent applications allowed(1). The company also announced that it has an additional 41 patents pending worldwide. The company applied for the patents to protect its one transistor, zero capacitor Z-RAM technology that is five times denser than embedded SRAM and approximately twice as dense as embedded DRAM.
"These patents demonstrate our continued leadership in next-generation memory technology," said Mark-Eric Jones, president and CEO of ISi. "Since our Z-RAM products can cut an SoC or MPU die cost in half, our patents and other IP provide enormous value to the semiconductor industry. We expect our innovation to continue at this rapid rate into the foreseeable future."
About Innovative Silicon
Innovative Silicon Inc. (ISi) delivers ultra high density memory IP for embedded SoC, MPU, and portable consumer applications. ISi's Z-RAM(R) technology is double the density of embedded DRAM and five times denser than embedded SRAM, making it the world's lowest-cost semiconductor memory solution. For more information, see www.z-ram.com.
Z-RAM is a registered trademark of Innovative Silicon Inc. All other trademarks and registered trademarks are the property of their respective owners.
(1) The five additional applications are approved by the U.S. Patent Office and are currently in the printing process. The patent number and issue date have not yet been assigned.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Multiport Memory With Analog Port Patent Issued
- Marvell Announces Innovative CXL Development Platform for Multi-Host Memory Pooling
- Intrinsic Semiconductor Technologies Secures £7m Investment to Solve the Memory Bottleneck for Data Hungry Applications
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications