IEEE takes first steps to standardize SystemC
Mike Santarini
(11/18/2004 3:27 PM EST)
SAN JOSE, Calif. — SystemC has moved a step closer to becoming a standard with the Institute of Electrical and Electronics Engineers Inc.'s (IEEE) announcement Thursday (Nov. 18) that it has begun standardization work on the SystemC Language Reference Manual (LRM).
The SystemC LRM was originally developed by the Open SystemC Initiative (OSCI), which announced in June of 2003 its intent to hand over the language to the IEEE. Now, the IEEE has officially accepted and announced the IEEE P1666 standard, which will it review and standardize as the SystemC LRM.
By standardizing LRM, tool vendors will be able to develop tools to a standard format of the language. The language itself has yet to be standardized by the IEEE but the P1666 is a first step, an OSCI spokeswoman said.
The new standard, sponsored by the IEEE Standard Association Corporate Program and the Design Automation Committee of the IEEE Computer Society, is targeted for completion in 12 to 15 months.
The SystemC language and its proof-of-concept open source implementation can be downloaded at the OSCI Web site.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- IEEE Approves Revised IEEE 1666 "SystemC Language" Standard for Electronic System-Level Design, Adding Support for Transaction-Level Modeling
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
- Forte Design Systems Becomes First High-Level Synthesis Software Provider to Support IEEE 1666-2011 SystemC
- IEEE Forms Two New Working Groups to Standardize Software and System-Level Energy Management and Power Modeling for System-on-Chip Devices
Latest News
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation
- Weebit Nano announces A$80.0 million Placement
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China