IBM enables Web-based design for ASIC customers
IBM enables Web-based design for ASIC customers
By Richard Goering, EE Times
February 27, 2001 (5:33 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010226S0024
EAST FISHKILL, N.Y. IBM Microelectronics this week will roll out an interactive, Internet-based chip design system for its ASIC customers. The system lets users download IBM software and work with IBM engineers in a Web-based collaborative environment. The design environment is being offered to selected customers through the IBM Edge e-business portal at www.ibm.com/edge. It supports offerings from IBM's Blue Logic ASIC design system, including the Cu-11, SA-27E, SA-27, SA-12E, SA-12 and 5SE lines. A Java-capable Web browser lets users collaborate and share desktops with IBM engineers. The company is not offering any third-party EDA software through the environment, but is providing its own software and technical documentation online. Real-time collaboration "In ASIC design, where a customer might do the front end and IBM might do the back end, there's a lot of to and fro of info rmation," said Anirudh Devgan, manager of IBM Microelectronics' e-business initiative for custom logic design. "This Internet design environment will make it easier for customers to do business with us." Devgan said that IBM will make libraries, models and proprietary ASIC design software available with the system. While third-party EDA vendors provide most of the tools needed for ASIC design, IBM has some specialized software in areas such as timing, physical design and test, which ASIC designers will be able to download from the Edge portal and run behind their own firewalls. The real-time collaboration capability will simplify customer support, Devgan said. "Later on, we intend to provide more seamless passing of netlist and other design data," he said. Separately, IBM has also expanded its e-business offerings for its PowerPC processors. The company is working with existing sites such as www.TechOnline.com and www. design-reuse.com to provide online development, remote evaluation, testing resources and training materials.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- IC'Alps joins Arm Approved Design Partner program to better support customers with ASIC development
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Nano Labs Launches FPU3.0 ASIC Design Architecture with 3D DRAM Stacking for AI and Blockchain Innovation
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions