Allegro DVT showcases the first HEVC video hardware decoder IP at CES 2013
January 3, 2012 -- High Efficiency Video Coding (HEVC), alias H.265, is the next generation video standard, currently being developed by the JCT-VC team. JCT-VC is a joint team between MPEG and VCEG.
The finalized HEVC standard will bring up to 50% bitrate savings compared to equivalent H.264/AVC encodings.
Allegro DVT will present its HEVC Video Hardware Decoding IP, the world first HEVC hardware decoder IP targeting mobile phones, tablets, set-top boxes, digital TVs... This IP can be implemented both on FPGA and SoC, supports any resolution up to 4K, and is optimized in terms of silicon area, power consumption and memory bandwidth. The current implementation fully complies with the latest available HEVC reference software (HM 9.1), and will be continuously updated until the HEVC standard is finalized.
This innovative product will allow Allegro DVT’s customers to tape-out soon after the final release of the standard, currently expected in January 2013. Allegro DVT will be running a live demonstration at its booth #35707.
Allegro DVT will also expose the rest of its video product line, including:
- H.264 Hardware Encoding & Codec IPs, with best in class video quality, minimized silicon area and power consumption.
- WiGig WDE Codec IP, the most advanced Wireless Display Extension (WDE) codec for next generation 60 GHz wireless technology: 802.11 ad/WiGig.
- HEVC Compliance Streams, providing HEVC decoder manufacturers with the perfect tool for validating their developments, and ensuring compliance with this upcoming video standard.
Feel free to book a private demonstration at our booth #35707 at CES 2013 – January 8-11 2013.
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, visit Allegro DVT's Website ( http://www.allegrodvt.com/Allegro ) or contact info@allegrodvt.com .
Related Semiconductor IP
- Single-core video decoder - HEVC, AVC
- Single-core video decoder - HEVC, AVC, AVS2
- Single-core video decoder - AV1, HEVC, AVC, VP9
- Dual-core video decoder - AV1, HEVC, AVC, VP9
- Single-core video decoder - AV1, HEVC, AVC, VP9, AVS2
Related News
- Amphion Semiconductor introduces 4K/UHD capable AV1 video decoder hardware IP extension to its Malone video decoder family
- VeriSilicon delivered multi-format hardware video decoder Hantro VC9000D supporting 8K@120FPS VVC/H.266 to customers
- T2M IP Unveils Advanced H.264 and H.265 HEVC Codec IP Cores for High-Efficiency Video Solutions
- Allegro DVT annouces the World first HEVC hardware decoder IP
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing