Analysis: On2 brings YouTube to cell phones
By BDTI
March 26, 2008 -- dspdesignline.com
A few months ago, video codec vendor On2 announced its acquisition of Hantro, a company that offers licensable video codec accelerators and software. At the Mobile World Congress in February, On2 unveiled the first offspring from the marriage—the Hantro 8190 licensable silicon IP core. The 8190 is a video decoder core that's intended for use in chips targeting mobile handsets, and supports the Flash video format (FLV) used by YouTube and Facebook.
The Hantro 8190 supports H.264, MPEG-2, MPEG-4, VC-1, and VP6 (a proprietary On2 compression format that, along with H.264 and Sorenson Spark, can be used to generate FLV files). The 8190 also supports JPEG still images up to 16 MP. According to On2, the core can decode H.264 High Profile, 1080p resolution video at 30 fps with a clock frequency under 165 MHz. The IP block is configurable; licensees can choose a subset of the available codecs and resolutions to minimize silicon area.
March 26, 2008 -- dspdesignline.com
A few months ago, video codec vendor On2 announced its acquisition of Hantro, a company that offers licensable video codec accelerators and software. At the Mobile World Congress in February, On2 unveiled the first offspring from the marriage—the Hantro 8190 licensable silicon IP core. The 8190 is a video decoder core that's intended for use in chips targeting mobile handsets, and supports the Flash video format (FLV) used by YouTube and Facebook.The Hantro 8190 supports H.264, MPEG-2, MPEG-4, VC-1, and VP6 (a proprietary On2 compression format that, along with H.264 and Sorenson Spark, can be used to generate FLV files). The 8190 also supports JPEG still images up to 16 MP. According to On2, the core can decode H.264 High Profile, 1080p resolution video at 30 fps with a clock frequency under 165 MHz. The IP block is configurable; licensees can choose a subset of the available codecs and resolutions to minimize silicon area.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related News
- Brisbane Silicon publishes DPTx 1.4 IP Core
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- BrisbaneSilicon publishes Beta Release of its Lumorphix Processor IP Core
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
Latest News
- Keysight Accelerates Electronic Design Productivity with Secure AI-Powered Assistants
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- IntoPIX Delivers Real-Time, Low-Power Video Technologies At CES 2026
- Access Advance and Via Licensing Alliance Announce HEVC/VVC Program Acquisition
- Efficient Computer Launches Electron E1 Evaluation Kit to Accelerate Energy-Efficient Computing