Global Unichip Appoints Michael Chang as R&D VP to Lead Advanced Multimedia Platform Development
Hsinchu, Taiwan-March 3, 2006-Global Unichip Corp. (GUC), a leading SoC design foundry and TSMC partner, today announced the appointment of Michael Chang as the Vice President of Research and Development, responsible for advanced multimedia platform development. Michael Chang has 23 years of work experience dedicatedto ASIC design and system engineering.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
- UA Link DL IP core
- 10-bit Pipeline ADC - Tower 180 nm
Related News
- MIPS Appoints Michael Zirngibl as Vice President of Business Development to Accelerate EMEA Growth
- Former Graphcore VP Tom Wilson joins QuantWare as VP of Business Development
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
Latest News
- DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
- MosChip Collaborates with EMASS on Silicon Implementation for its Breakthrough Edge AI SoC
- Innatera and 42T join forces to power the next wave of intelligent product innovation
- UMC and Polar Collaborate to Meet Growing Demand for U.S. Onshore Semiconductor Manufacturing
- Certus Semiconductor adopts AI-powered Solido to accelerate IO library, analog IP and ESD development