Global Unichip Appoints Michael Chang as R&D VP to Lead Advanced Multimedia Platform Development
Hsinchu, Taiwan-March 3, 2006-Global Unichip Corp. (GUC), a leading SoC design foundry and TSMC partner, today announced the appointment of Michael Chang as the Vice President of Research and Development, responsible for advanced multimedia platform development. Michael Chang has 23 years of work experience dedicatedto ASIC design and system engineering.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
- CREDO Announces Close of $100 Million Series D Preferred Financing as it Continues to Lead in High Performance Networking Connectivity Solutions
- Thalia appoints Sou Bennani-McCord as Global VP of Sales
- Jayson Bethurem Joins Flex Logix as VP Marketing & Business Development
Latest News
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data
- Ainekko Merges with Veevx, Expands Open Silicon Platform with Breakthrough Memory and Embedded AI Capabilities
- Credo Introduces Industry’s First 224G Multiprotocol AI Scale-Up Retimer Supporting UALink, ESUN and Ethernet