Fabless firms outpace IDMs in costs, gross margins
![]() | |
EE Times: Fabless firms outpace IDMs in costs, gross margins | |
(03/16/2005 2:57 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=159901014 | |
SAN JOSE, Calif. Fabless chip makers in the "core silicon space" are enjoying lower costs and much higher gross margins than their integrated device manufacturing (IDM) counterparts, according to a report from iSuppli Corp. In the market for core silicon of which iSuppli (El Segundo) defines as consisting of application specific integrated circuits (ASICs), application specific standard products (ASSPs) and programmable logic devices (PLDs) fab ownership no longer appears to be a prerequisite for success. "In fact, with the transition to 90-nm silicon built on 300-mm wafers, fabless core-logic suppliers will enjoy some added benefits that will propagate throughout their financial results, from increased sales to higher margins," according to iSuppli. "Integrated device manufacturers (IDMs) and foundries will benefit as well, but likely to a somewhat lesser extent." iSuppli compared the gross margin performance by four fabless core-silicon providers Altera, Broadcom, Qualcomm and nVidia with two IDMs, STMicroelectronics and LSI Logic. Taiwan Semiconductor Manufacturing Co. Ltd., the leading foundry, is also included for comparison purposes. In general, the fabless companies show substantially higher gross margins than the IDMs. This margin gap reflects the fact that a finished semiconductor product is really the sum of many smaller products, including the intellectual property (IP). "The value of this IP is usually much higher in core silicon applications than the chip itself and other physical components such as packaging and test, and consequently commands a higher margin," according to iSuppli.
| |
- - | |
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Fabless firms grabbed 20% of IC revenue in '06
- 13 'fabless' chip firms to top $1B in sales
- U.S. firms still dominate fabless rankings
- Fabless companies out-performed IDMs in 2012
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications