eSilicon Takes TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
Enabling the Expanding Cloud: High-Bandwidth Memory and 2.5D Solutions
SAN JOSE, Calif. — November 29, 2016 — eSilicon Corporation, a leading independent semiconductor design and manufacturing solutions provider, was presented the 2016 TSMC OIP Ecosystem Forum Customers’ Choice Award for best paper earlier this month. The paper, Enabling the Expanding Cloud: High-Bandwidth Memory and 2.5D Solutions, was delivered at TSMC’s Open Innovation Platform® Ecosystem Forum on September 22, 2016 in San Jose, CA. The award is based on the popular vote by attendees.
Tom Quan, TSMC director, Open Innovation Platform® Marketing presents the TSMC OIP Customers’ Choice Award to Lisa Minwell, eSilicon senior director, IP Marketing. Minwell presented Enabling the Expanding Cloud: High-Bandwidth Memory and 2.5D Solutions at TSMC’s Open Innovation Platform® Ecosystem Forum on September 22, 2016 in San Jose, CA. The award is based on the popular vote by attendees.
“Adoption of 2.5D requires advanced technology from TSMC, relevant IP and strong design support capability. We’re delighted to be working with eSilicon to enable our mutual customers to access TSMC advanced packaging technology,” said Suk Lee, senior director, Design Infrastructure Marketing Division at TSMC.
“We have a strong pipeline for HBM/2.5 solutions with several customer designs underway right now,” said Lisa Minwell, eSilicon’s senior director, IP marketing. “It’s gratifying to see our technology, design and delivery capability validated by the attendees at the TSMC OIP event.”
eSilicon has been at the forefront of 2.5D/HBM technology for years. Its high-bandwidth memory design (using HBM1) connected devices were first assembled in 2013. eSilicon has been active in the space since then with organic interposer technology, silicon interposer technology, non-interposer-based technologies and the IP needed to enable these technologies — including HBM Gen1 and HBM Gen2 PHY, DLL and I/O libraries from 28nm to 16nm.
eSilicon started the MoZAIC™ program (Modular Z-Axis Integrated Circuit) in 2011, focused on enabling the IP, design capability, packaging, test methodologies and supply chain needed to ensure the lowest-risk, highest-performance device development.
About eSilicon eSilicon guides customers through a fast, accurate, transparent, low-risk ASIC journey, from concept to volume production. Explore your options online with eSilicon STAR tools, engage with eSilicon experts, and take advantage of eSilicon semiconductor design, custom IP and IC manufacturing solutions through a flexible engagement model. eSilicon serves a wide variety of markets including the automotive, communications, computer, consumer, industrial products and medical segments. Get the data, decision-making power and technology you need for first-time-right results. www.esilicon.com
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
- M31 Technology Wins Customers' Choice Award for Automotive IP Paper at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Cadence Recognized with TSMC OIP Ecosystem Forum Customers' Choice Award for 3D-IC Design
- eMemory Won TSMC OIP Partner of the Year Award for the 14th Consecutive Year
Latest News
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy