CEO interview: Coby Hanoch, Weebit Nano on ReRAM for AI
By Nick Flaherty, eeNews Europe (August 13, 2024)
Embedded chip developers are facing a major challenge. Non-volatile flash memory no longer scales below 28nm, and there is no established alternative. For many years, this didn’t matter.
But now the development of in memory computing and neuromorphic AI architecture is driving significantly higher demand for memory on leading edge process technologies, Coby Hanoch, CEO of Weebit Nano tells Nick Flaherty of eeNews Europe.
One technology proposed for next generation microcontrollers is resistive RAM (ReRAM), which for Weebit has been in development for nearly a decade using technology from French research lab CEA-Leti.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Weebit Nano and Silvaco Form Development Program Partnership to Create ReRAM Models and Design Tools
- Weebit Nano and Silvaco Develop New Simulation Capabilities to Increase ReRAM Adoption
- Weebit Nano continues ReRAM innovation: Files new patents optimising programming of ReRAM
- Weebit Nano successfully demonstrates integration of selector with ReRAM cell for the stand-alone memory market
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP