CEO interview: Coby Hanoch, Weebit Nano on ReRAM for AI
By Nick Flaherty, eeNews Europe (August 13, 2024)
But now the development of in memory computing and neuromorphic AI architecture is driving significantly higher demand for memory on leading edge process technologies, Coby Hanoch, CEO of Weebit Nano tells Nick Flaherty of eeNews Europe.
One technology proposed for next generation microcontrollers is resistive RAM (ReRAM), which for Weebit has been in development for nearly a decade using technology from French research lab CEA-Leti.
To read the full article, click here
Related Semiconductor IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
Related News
- Weebit Nano and Silvaco Form Development Program Partnership to Create ReRAM Models and Design Tools
- Weebit Nano and Silvaco Develop New Simulation Capabilities to Increase ReRAM Adoption
- Weebit Nano continues ReRAM innovation: Files new patents optimising programming of ReRAM
- Weebit Nano successfully demonstrates integration of selector with ReRAM cell for the stand-alone memory market
Latest News
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware