CEO interview: Coby Hanoch, Weebit Nano on ReRAM for AI
By Nick Flaherty, eeNews Europe (August 13, 2024)
Embedded chip developers are facing a major challenge. Non-volatile flash memory no longer scales below 28nm, and there is no established alternative. For many years, this didn’t matter.
But now the development of in memory computing and neuromorphic AI architecture is driving significantly higher demand for memory on leading edge process technologies, Coby Hanoch, CEO of Weebit Nano tells Nick Flaherty of eeNews Europe.
One technology proposed for next generation microcontrollers is resistive RAM (ReRAM), which for Weebit has been in development for nearly a decade using technology from French research lab CEA-Leti.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Weebit Nano and Silvaco Form Development Program Partnership to Create ReRAM Models and Design Tools
- Weebit Nano and Silvaco Develop New Simulation Capabilities to Increase ReRAM Adoption
- Weebit Nano continues ReRAM innovation: Files new patents optimising programming of ReRAM
- Weebit Nano successfully demonstrates integration of selector with ReRAM cell for the stand-alone memory market
Latest News
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy