Cisco Rolls 16nm ASICs
Switch chips chop Broadcom Tomahawk
Rick Merritt
3/1/2016 01:00 PM EST
SAN JOSE, Calif. — Cisco Systems is shipping its first 16nm ASICs in switches that are part of new data center products announced today (Mar. 1). The ASICs leapfrog features offered by Broadcom whose 28nm chips are used in a wide swath of switches made by Cisco and its competitors.
The new ASICs enable a more flexible set of interfaces for ports carrying 100Mbit to 100 Gbit/second Ethernet and 32 Gbit/s Fibre Channel traffic. The company claims the chips are the first to pack 36 100G ports in a system that fits in a single rack unit. The ASICs also implement flow control tables to monitor all traffic running across leaf and spine switches.
Cisco designed a family of three closely related ASICs for its systems with aggregate bandwidth ranging from 3.6 to 1.6 Terabits/second. Two of the chips, made in TSMC’s 16FF+ process, started shipping in systems in February, a third will ship within two months.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- Open-Silicon Tapes Out Industry's First High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASICs in 16nm FF+
- Cyan rolls out 16-bit flash controller for embedded applications
- Mysticom shifts focus from IP to standard products, rolls out new DSP-based transceivers
- AMI Semi rolls out FPGA-conversion ASICs, uses TSMC as foundry in 'hybrid' fab strategy
Latest News
- TSMC Chases Soaring AI Demand
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing