ChipIdea becomes a Design Partner for Full Design Flow Services in Tower Authorized Design Center Program
Porto Salvo, Portugal-September 4, 2003
–As a world-leading analog/mixed-signal IP provider, ChipIdea is chosen to be a design partner for Full Design Flow Services in Tower New Authorized Design Center Program. Tower selected ChipIdea based on its ability to provide proven, high-quality services and to create designs that comply with Tower’s design and verification rules.
The Authorized Design Center Program is part of Tower’s commitment to being the world’s “easiest to use” wafer foundry. Its objective is to help customers accelerate the design-to-silicon process and enhance first-time silicon success. The Authorized design centers will be capable of designing both complete ICs and embedded Intellectual Property (IP) blocks.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- IC’Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
- SIAE Microelettronica Selects Ensilica as Key Partner to Design ASICs for Next-Generation Telecom Equipment
- EnSilica plc - Award of £2 million Controller ASIC Design Services Contract
- ASIC supplier ICsense selected for GlobalFoundries’ official design partner network
Latest News
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP