Chip Heads Gauge Silicon Roadmap
AMD, ARM, Intel review Moore's law and more
Rick Merritt, EETimes
2/1/2018 04:01 PM EST
SANTA CLARA, Calif. — Whether Moore’s law is dead or alive, the semiconductor roadmap leads to both big challenges and opportunities, according to a panel of technologists from AMD, ARM, and Intel at the DesignCon event here.
Speakers were split over whether the number of transistors on a chip is continuing to double every two years as Intel co-founder Gordon Moore observed in 1965. “There’s at least a slowing of node transitions,” said Rob Aitken, a fellow and director of technology at ARM, noting both a three-year span between 16-nm and 10-nm production and the power advantages of “Denard scaling stopped at 90 nm for the kinds of circuits we deal with.”
Intel’s research provides a “five-year process horizon so our internal roadmap is to 5 nm, and we don’t see [Moore’s law] ending in that time,” said Rory McInerney, vice president of Intel’s platform engineering group and director of its server development group.
To read the full article, click here
Related Semiconductor IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
Related News
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- HPC customer engages Sondrel for high end chip design
- Neurons cast in silicon: AI chip SENNA accelerates spiking neural networks
- EnSilica: Ongoing Investment in Space Industry Fuelling Silicon Chip Demand
Latest News
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash