Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
January 29, 2025 -- Certus Semiconductor is pleased to announce that it has begun 2025 with the delivery of a radiation-hardened by design I/O library in GlobalFoundries 12nm LP/LP+ technology to a tier one customer. This design incorporates silicon-proven ESD that had been delivered previously to another tier one customer. The library includes a 1.8V and 3.3V GPIO with multiple drive strengths, along with a full-speed output enable function. The library includes an optional LDO to generate an internal reference for 3.3V Operation, as an alternative to an external 1.8V supply.
The silicon-proven ESD cells have been proven up to 64MeV proton test and Heavy ION SEE (LET 85) Testing and are currently in production in a separate product line. A fail-safe GPI allows user to interface with bus-type protocols like GMII in a radiation environment. Certus is excited for this IP to go to production later this year!
Related Semiconductor IP
- 1.8V and 3.3V Radiation-Hardened GPIO with Optimized LDO in GF 12nm
- Full Radiation-Hardened ESD Library in GF 12nm LP/LP+
- Radiation-Hardened eFPGA
Related News
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- Certus Semiconductor adopts AI-powered Solido to accelerate IO library, analog IP and ESD development
- Krivi announces availability of 28nm UMC IO Pad library platform
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs