New Licensing Model Launched By XJTAG
New corporate licensing model offers a five year price promise to help businesses plan for the cost of boundary scan equipment - Boundary scan development systems reduce board development time and cost
CAMBRIDGE, England -- Oct 22, 2008 -- XJTAG has launched its new corporate licensing plan to enable clients to spread the cost of boundary scan design, development and test equipment. The new licence plan, which includes a five year price promise, as well as support, maintenance and annual upgrades, is designed to help customers expand their capabilities while keeping a handle on costs.
The XJTAG deal supplies licences at a cost effective price. Providing access to multiple licences enables a team to work effectively and intensively to extract the maximum benefit by cutting circuit development time and providing a clear time to market advantage. The licensing plan is scalable, giving businesses the opportunity to increase or decrease the number of licences it holds after the first year, according to the company's requirements.
The pricing solution is part of XJTAG's ongoing bid to provide clearly priced and high quality boundary scan solutions. XJTAG's IEEE Std. 1149.x compliant boundary scan development system is a cost effective solution for the entire product lifecycle. It is used worldwide by design engineers, developers, OEMs and contract manufacturers for debugging, testing and programming complex ball grid array populated printed circuit boards (PCBs) and systems.
Simon Payne, CEO of XJTAG, commented, "Our corporate licensing plan is designed to provide our growing corporate customer base with a means of expanding their boundary scan capability whilst at the same time keeping a tight control of costs during the current economic turmoil."
The new licensing model has been successfully beta-trialled with a number of XJTAG's existing clients and is available now across the entire product range. The pricing plan is available in US dollars.
For more information about XJTAG's corporate licensing plan please contact XJTAG's representatives in the United States, DiagnoSYS Systems Inc or Etoolsmiths, using the details below.
About XJTAG (www.xjtag.com)
XJTAG is a leading global supplier of IEEE Std. 1149.x compliant boundary scan development systems. XJTAG offers a highly competitive solution for designers and developers of electronic printed circuit boards and systems. Utilising XJTAG allows the circuit development and manufacturing process to be shortened significantly by facilitating early development of reconfigurable and re-useable test scripts that can be used from design validation through prototype debugging and on into manufacturing.
The XJTAG development system enables engineers to test a high proportion of the circuit (both JTAG and non-JTAG/cluster devices) including BGA and chip scale packages, such as SDRAMs, Ethernet controllers, video interfaces, Flash memories, FPGAs and microprocessors. XJTAG also enables In-System Programming of FPGAs, CPLDs and Flash memories, and XJTAG clients have access to a library of device-centric test scripts.
XJTAG is based in Cambridge, UK, and is part of the Cambridge Technology Group. XJTAG has a global network of distributors servicing Europe, the Far East, North and South America, the Middle East and Australasia.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- Genesys Testware Announces BSCANmaker for the Simultaneous Insertion of Boundary SCAN and PAD Rings Into an SoC
- Genesys Testware announces Bscanmaker for the simultaneous insertion of boundary scan and pad rings into a SoC
- LogicVision Announces Tundra Semiconductor Successfully Delivers Silicon With LogicVision 1149.6 Boundary Scan
- LogicVision Delivers New Embedded Boundary Scan Core Reuse Capability
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer