Blumind Harnesses Analog for Ultra Low Power Intelligence
By Sally Ward-Foxton, EETimes (February 15, 2024)
Canadian startup Blumind recently developed an analog computing architecture for ultra-low power AI acceleration of sensor data, Blumind CEO Roger Levinson told EE Times. The company hopes to enable widespread intelligence in Internet of Things (IoT) devices.
“The challenge is, we need to have intelligence in the sensor, but we do have a serious power and cost problem,” Levinson said. “And how do we maintain enough flexibility to make this useful?”
Advanced process nodes aren’t cost effective for tiny chips used in tens of hundreds of millions of units in the IoT. Combine this with the fragmentation of the IoT market, the need for application-specific silicon, and the requirement for zero additional power consumption and it’s easy to see why the IoT has been slow to adopt AI, Levinson said.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- Ceremorphic Exits Stealth Mode; Unveils Technology Plans to Deliver a New Architecture Specifically Designed for Reliable Performance Computing
- Mythic Raises $13 Million to Bring Its Next-generation Analog Computing Solution to Market
- Andes Technology and TetraMem Collaborate to Build Groundbreaking AI Accelerator Chip with Analog In-Memory Computing
- Flow Computing Emerges from Stealth with Licensable, On-Die Parallel Processing Enabling 100X Improved Performance For Any CPU Architecture
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025