Beach Solutions Announces Automatic Generation of C++ for IP Peripherals
Beach Solutions Announces Automatic Generation of C++ for IP Peripherals
Beach Solutions, innovator of leading automatic generation tools for the developers of System on Chip (SoC) designs, has announced the latest module in its EASI (Embedded Application System Interface[tm]) family of tools called EASI-C++ [tm] The module creates a comprehensive library of C++ methods to control the interface of each peripheral IP block in any System on Chip design (SoC).
This library, which is automatically generated from the hardware interface specification, provides a reliable maintained software Application Program Interface (API) upon which device drivers and test code can be developed.
EASI-C++ allows users to select particular classes and groupings of functions tailored to their needs, prior to generating the library. The build can be filtered to include or exclude particular IP blocks and Registers resulting in a small and efficient target image.
EASI (Embedded Application System Interfaces[tm]) family overview.
EASI-Tools[tm] for IP and SoC development include generators of comprehensive and documented C libraries for test and firmware development, hardware reference manuals (in RTF and HTML) and bus interfaces in both VHDL and Verilog. Automating the creation of these components gives immense savings in design engineering resources, support effort and time. This also avoids the problems that frequently creep in at the hardware-software interface using traditional manual methods.
As all generated components are derived from one common electronic specification, design consistency is assured. Extensive checking at the time of data entry ensures all information is consistent and free from errors. Support for design data import and export is provided using XML, giving an open interface for inter-operability with other leading industry tools.
EASI-Tools are useful for hardware developers performing block design or system integration and verification, software developers wanting a clean, reliable programming interface to hardware devices, and those creating design documentation. The tools are suitable for PLD/ FPGA, ASIC, ASSP and standard product embedded designs.
For further information or please email info@beachsolutions.com , or visit the web site www.beachsolutions.com
Embedded Application Software Interfaces (EASI's), EASI-Tools and EASI-C++ are trademarks of Beach Solutions Ltd. All others are trademarks or registered trademarks are the property of their respective owners.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Beach Solutions announces EASI-VHDL[tm] & EASI-Verilog[tm] to provide true portability of IP Peripherals
- Tensilica Announces Major IC Design Automation Breakthrough: The Automatic Generation of Optimized Programmable RTL Engines from Standard C Code
- Tensilica Announces Major IC Design Automation Breakthrough, The Automatic Generation of Optimized Programmable RTL Engines from Standard C Code
- GBT is Developing an EDA Technology For Automatic Generation of Integrated Circuits Layout IPs
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations