EDA Startup Rises From Ashes of ATopTech
Dylan McGrath, EETimes
6/29/2018 00:01 AM EDT
SAN FRANCISCO — A startup, formed from the auctioned assets of ATopTech, showed up at the Design Automation Conference (DAC) here this week open for business and with two well-respected EDA veterans newly added to its leadership team.
Avatar Integrated Systems features substantially all of the technology of ATopTech, including the popular Aprisa and Apogee place-and-route tools used by a number of chip companies. The company also features most of the former employees of ATopTech — including ATopTech co-founder and chief architect Ping San Tzeng — as well as former Cadence Design Systems executives Chi-Ping Hsu and Charlie Huang.
ATopTech filed for bankruptcy last year and put its assets up for sale after losing a long-running legal battle with No. 1 EDA vendor Synopsys. ATopTech’s assets were quietly scooped up in bankruptcy court by Avatar’s Chairman, Jingyuan Han, a Hong Kong businessman and steel magnate who has been listed by Forbes magazine as the 136th richest person in China.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Avatar Integrated Systems Physical Implementation Tool Certified on TSMC 7nm FinFET Process
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Arasan announces its CAN-XL IP with seamlessly integrated CANsec Accelerator IP
- Siemens extends collaboration with TSMC to advance integrated circuit and systems design
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers