Extreme DA and ATopTech Announce Partnership for Timing Sign-off Closure
Santa Clara, Calif. – May 26, 2011 -- Extreme DA, the leader in new-generation timing analysis software and ATopTech, Inc., the leader in next generation physical design solutions, today announced a partnership for timing sign-off closure. Extreme DA is licensing its timing analysis and sign-off technology to ATopTech for analysis correlation of leading edge digital integrated circuit (IC) designs. The accuracy and completeness of timing analysis is essential to the success of digital designs that will become working integrated circuits (ICs). Joint customers will experience a faster time to design closure with reduced overhead.ATopTech’s, physical design engine, Aprisa, is the leading solution for fast design closure that takes into account complex timing issues associated with SI and MCMM analysis. By combining the GoldTime timing analysis technology from Extreme DA, customers will have sign-off accurate insight to those paths that could affect circuit timing. This cooperation will result in meeting the performance challenges of verifying complex nanometer designs and deliver golden timing sign-off at 28nm and below.
“Extreme’s timing technology is an excellent compliment to our state-of-the-art place and route solution, ensuring that customers will have to go through far fewer ECO cycles in order to get timing closure” said Jue-Hsien Chern, CEO of ATopTech. “Our joint customers will enjoy a robust sign-off solution at the latest semiconductor nodes.”
Mustafa Celik, CEO of Extreme DA, said, “Noise and other effects are increasing with each new silicon node. Our cooperation helps deliver faster and more accurate design closure since Extreme DA eliminates the overhead and pessimism of other methods, and also takes advantage of multi-threading technology for sign-off timing analysis.”
Design Automation Conference 2011: Stop by the ATopTech booth #2816 and the Extreme DA booth #2939 and view a demonstration from each company to pick up your Timing Tiger.
About GoldTime — The New Standard in Sign-off Timing
GoldTime by Extreme DA, is the new-generation timing analysis technology that delivers up to 5X better speed and capacity. With its new, from-the-ground-up architecture, designers can sign-off with certainty and achieve faster timing closure. Whether verifying a current generation design across corners or doing a statistical analysis (SSTA) to optimize the performance, power and yield for 28nm ICs, GoldTime delivers the answers while the competition is still figuring out the results.
About Aprisa
Aprisa is a complete P&R engine including placement, clock tree synthesis, optimization, global routing and detailed routing. The core of the technology is the hierarchical database. Built upon its hierarchical database are common “analysis engines”, such as RC extraction, DRC engine, and an advanced, extremely fast timing engine to solve the complex timing issues associated with OCV, SI and MCMM analysis. Aprisa uses state-of-the-art multi-threading and distributed processing technology to further speed up the process. Because of this advanced architecture, Aprisa is able to deliver predictability and consistency throughout the flow, and hence faster total turn-around time (TAT) and best quality of results (QoR) for the physical design projects.
About ATopTech
ATopTech, Inc., is the technology leader in IC physical design. ATopTech’s technology offers the fastest time to design closure focused on advanced technology nodes. The use of state-of-the-art multi-threading and distributed processing technologies speeds up the design process, resulting in unsurpassed project completion times. For more information, see www.atoptech.com
About Extreme DA
Headquartered in Santa Clara, Calif., venture-funded Extreme DA develops and licenses software products that provide sign-off analysis and improve the performance and yield of nanometer integrated circuits prior to manufacture. The company’s investors include Foundation Capital, IT-Farm Corporation, and Lanza techVentures and is now significantly broadening its product portfolio. For the latest news and information on Extreme DA, visit www.extreme-da.com or write to info@extreme-da.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Cadence Introduces the Tempus Timing Signoff Solution, Delivering Unprecedented Performance and Capacity in Design Closure and Signoff
- Hitachi Tapes Out 28nm Design with Cadence Tempus Timing Signoff Solution, Reducing Timing Closure by One Month
- Sequence tool performs interconnect-driven timing closure
- Enhanced Actel Libero IDE Enables Faster Timing Closure and Performance Improvements for ProASICPLUS FPGAs
Latest News
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy