AST has been selected to Tower Semiconductor's "Tower Authorized Design Centers (ADC)" program
Chipmakers, particularly fabless companies, can augment their own design resources with the specialized design capabilities of Tower's Authorized Design Centers. By working with the design centers chipmakers can create integrated circuit (IC) designs that are optimized for Tower's manufacturing process technologies.
Authorized Design Centers are capable of designing both complete ICs and embedded intellectual property (IP) blocks and, in addition, support specific design stages in the chip-development process.
Tower chooses design partners for the program based on their ability to provide proven, high-quality services and to create designs that comply with Tower's design and verification rules. Candidates for Tower's program must undergo a rigorous technical and financial screening process. Tower audits companies' technical support capabilities to ensure compatibility with Tower's design and verification flows.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Forza Silicon Joins Tower Semiconductor's Authorized Design Center Program
- Japanese Ministry of Economy, Trade and Industry has Approved Grants to TowerJazz for its Cap-Ex Investment Plan
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- AIStorm & Tower Semiconductor Introduce Cheetah HS, World’s First Up-to-260K FPS AI-in-Imager Chip for Inspection, Robotics & Sports
Latest News
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative
- AMD, Adeas, Nextera Video, and intoPIX Announce Cost-Optimized IPMX Solution for AV-over-IP at ISE 2026
- Access Advance Extends HEVC Advance Rate Increase Deadline
- Lightmatter and Cadence Collaborate to Accelerate Optical Interconnect for AI Infrastructure
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform