Arteris Joins CCIX Consortium to Support Heterogeneous Cache Coherency Deployment
Interconnect IP pioneer offers technology extending cache coherence to on-chip and off-chip hardware accelerators and processors
CAMPBELL, Calif -- October 11, 2016 -- Arteris Inc., the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, today announced that it has joined the Cache Coherent Interconnect for Accelerators Consortium, also known as the CCIX Consortium.
CCIX allows the creation of multi-chip cache coherent systems using systems-on-chip (SoC) comprised of multiple heterogeneous processing elements with different instruction set and cache architectures. This methodology is highly complementary to Arteris’ approach for implementing on-chip cache coherency in the Ncore cache coherent interconnect IP product line, taking advantage of unparalleled configurability, multiple protocol implementations, and a modular distributed architecture that eases timing closure.
The availability of the CCIX technology gives system designers the flexibility to choose the right combination of heterogeneous components from multiple vendors and address their specific system needs.
“Our expertise in supporting the leading industry cache coherent protocols allows Arteris to accelerate the development and deployment of highly scalable CCIX-based solutions in the data center,” said Kurt Shuler, Vice President of Marketing of Arteris. “Our Ncore cache coherent interconnect IP is our first product to leverage this foundational technology, and CCIX-based systems will provide even more opportunities for this technology to proliferate.”
About Arteris
Arteris, Inc. provides system-on-chip (SoC) interconnect IP and tools to accelerate SoC semiconductor assembly for a wide range of applications. Rapid semiconductor designer adoption by customers such as Samsung, Huawei / HiSilicon, Mobileye, Altera, and Texas Instruments has resulted in Arteris being the only semiconductor IP company to be ranked in the Inc. 500 and Deloitte Technology Fast 500 lists in 2012 and 2013. Customer results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. More information can be found at http://www.arteris.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- CCIX Consortium Triples Number of Member Companies and Announces Availability of Specification
- CCIX Consortium Enables Next Generation Compute Architectures with the Availability of Base Specification 1.0
- CCIX Consortium Releases CCIX Base Specification Revision 1.1 Version 1.0 with Support for 32GT/s
- ARM becomes a promoter member of the Serial Port Memory Technology Consortium
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications