ARM, MathWorks combine tools to expand RISC cores in automotive systems
ARM, MathWorks combine tools to expand RISC cores in automotive systems
By Semiconductor Business News
September 13, 2001 (11:02 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010913S0025
AACHEN, Germany -- U.K-based ARM Ltd. today announced a collaborative project with the German subsidiary of The MathWorks Inc. in Aachen to jointly create a new software design environment for automotive systems using embedded RISC processor cores. The effort will combine the ARM Developer Suite (ADS) of code development tools, ARMulator instruction set simulator, and MathWorks' simulation and code generation systems, called Matlab/Simulink. The two companies said the combined environment will provide designers with a software emulation and simulation capability to complete development and validation of embedded systems before the hardware devices are available in silicon. The new capability will be demonstrated by The MathWorks GmbH subsidiary at the 59th International Motor Show, known as IAA, in Frankfurt, starting today. The IAA automotive trade show continues until Sept. 21. The collaborative project is aimed at firmly established ARM in the automotive industry, said Derek Morris, general manager of development systems for the Cambridge, England-based supplier of RISC cores for chip designs. ARM said the new development environment will help engineers detect problems in designs and coding, resulting in cost savings while speeding products to market.
Related Semiconductor IP
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
Related News
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Lexra, LSI Logic cores combine RISC and DSP functions
- syn1588® IP Cores: Setting the Gold Standard in Precision for Clock Synchronization
- Edge Impulse Deploys its State-of-the-Art Edge AI Models to Arm Microcontrollers Tools
Latest News
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program
- Cadence Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs