Apple completes its ARM lineup with 5nm, 134billion transistor M2 Ultra
By Nick Flaherty, eeNews Europe (June 5, 2023)
As previously suggested, the M2 Ultra uses Apple’s UltraFusion interconnect and silicon interposer to combine two of the M2 Max die with a unified memory architecture. This has 10,000 signals, providing over 2.5TB/s of low-latency interprocessor bandwidth to support up to 192GB of memory capacity, 50 percent more than M1 Ultra, with 800GB/s of memory bandwidth, twice that of M2 Max.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- NEC Licenses ARM946E-S Microprocessor Core to Expand Advanced System LSI Line-up
- Altera Reveals Plans for 2004 Product Lineup
- Transmeta Announces That NEC Electronics' M2 Mobile Phone Chip Incorporates LongRun2 Technologies
Latest News
- Amid rising cyber threats, EnSilica joins the CHERI Alliance to enable safe & secure silicon
- TSMC 3-nm Upgrade in Japan to Catch up With Demand
- Imagination Technologies appoints Markus Mosen as Chief Executive Officer
- Barcelona Zettascale Lab advances European technological sovereignty as Cinco Ranch TC1 chip passes validation
- CoreHW Appoints Redtree as Pan-EMEA Sales Representative