Apple completes its ARM lineup with 5nm, 134billion transistor M2 Ultra
By Nick Flaherty, eeNews Europe (June 5, 2023)
As previously suggested, the M2 Ultra uses Apple’s UltraFusion interconnect and silicon interposer to combine two of the M2 Max die with a unified memory architecture. This has 10,000 signals, providing over 2.5TB/s of low-latency interprocessor bandwidth to support up to 192GB of memory capacity, 50 percent more than M1 Ultra, with 800GB/s of memory bandwidth, twice that of M2 Max.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- NEC Licenses ARM946E-S Microprocessor Core to Expand Advanced System LSI Line-up
- Altera Reveals Plans for 2004 Product Lineup
- Transmeta Announces That NEC Electronics' M2 Mobile Phone Chip Incorporates LongRun2 Technologies
Latest News
- GUC Monthly Sales Report – March 2026
- Qualitas Semiconductor Licenses 2nm Process-Based MIPI C/D-PHY IP to U.S. Edge AI SoC Company
- Global Semiconductor Sales Increase Substantially in February
- Hardware Root of Trust Essential for AI Chip Integrity
- AI Compute Demand Drives 44% YoY Growth for Top 10 Global Fabless IC Firms in 2025