Does the analog foundry model hold water?
EE Times (11/17/2008 12:01 AM EST)
In theory, digital chips can be moved around from one manufacturing facility to another. For example, a chipset can be built at IBM, TSMC or even SMIC.
Because you can clone a "mask set'' from the chip, the industry made that practice illegal via the Semiconductor Protection Act (SPA) in 1984. So, even though someone can steal your design, selling it in quantity on the open market is a dead end.
But analog and mixed-signal parts are specific to individual production lines. Generally, they cannot be moved from one line to another without recalibrating the process from scratch.
The reason is simple. Analog devices do not come off the line in a "binary'' state. Analog parts are discrete, and come off the line in a range of values. The manufacturer then bins and sorts them for different markets.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
Related News
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
- Intel Provides Update on Internal Foundry Model
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency