Aldec and Agilent Technologies Bridge the Gap Between ESL and RTL by Linking Simulation Environments
HENDERSON, Nevada - July 10, 2012 - Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions, worked with Agilent Technologies to deliver a new co-simulation interface between the latest version of Riviera-PRO™, Aldec’s popular design simulation and verification platform used by FPGA, ASIC, and SoC development teams, and SystemVue, Agilent’s ESL design and signal processing environment used by system architects and algorithm developers in physical layer designs of wireless, RF and DSP applications. The new solution enables users to efficiently integrate algorithm and system-level designs with hardware implementations.
“Agilent system-level design products are now integrated into the hardware design flow, which enables system engineers to troubleshoot Verilog and VHDL hardware implementations, while still maintaining a higher-level view of physical layer (PHY) system performance,” said Daren McClearnon, Agilent’s SystemVue Product Marketing Manager. “Our respective R&D teams worked closely together to create a high-performance yet cost-efficient co-simulation interface that unites baseband, RF, simulations, and measurements in single, system-level cockpit.”
The new co-simulation interface requires only one instance of Riviera-PRO (regardless of the number of HDL blocks on a SystemVue diagram), supports a range of data types, and provides extensive cross-domain debugging capabilities. This tight, bi-directional integration reduces development time and effort by enabling continuous test and system-level verification throughout the development process.
“The Agilent SystemVue co-simulation interface brings several exciting new features to hardware design verification engineers, our traditional customers,” said Dmitry Melnik, Riviera-PRO Product Manager. “It enables the link to a powerful RF System simulator, RF EDA tools and models, trusted references for emerging communications standards, and even test and measurement equipment if necessary. Now engineers can re-use SystemVue components in hardware simulations while respective HDL blocks are being coded, or use SystemVue as a testbench to verify HDL implementation.”
Availability
To access the interface, valid licenses for the latest versions of both Riviera-PRO and SystemVue are required; current license holders are encouraged to upgrade.
- For the latest on Aldec’s Riviera-PRO release version 2012.06, including free, 30-day evaluation downloads, tutorials, and more, please visit http://www.aldec.com/products/riviera-pro.
- For more on Agilent’s SystemVue 2012.06, including free, 30-day evaluation downloads, videos, and more, visit www.agilent.com/find/eesof-systemvue2012.
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs
- Aldec Releases Riviera 2005.04 with All New System-Level Simulation Performance and Debugging
- Tenison Demonstrates First Solution Reusing HDL RTL in ESL Design
- Bluespec Updates ESL Synthesis Toolset; Offers Improved Verilog RTL Output for Practical IP Delivery Vehicle
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack