Agere works with Silicon Labs to offer new soft modem chip sets
Agere works with Silicon Labs to offer new soft modem chip sets
By Semiconductor Business News
May 30, 2002 (1:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020530S0043
ALLENTOWN, Pa. -- Agere Systems Inc. today said it has developed two next-generation chip sets for "soft" modem functions in desktop personal computers and notebook PCs that could dramatically reduce the space and cost of analog dial-up communications. Soft modems reduce the number of components in PCs by running signal-processing algorithms on host central processors (CPUs) instead of a separate digital signal processor (DSP). Agere said its new soft modem chip sets provide additional savings and will reduce board-space requirements by up to 50% compared to signal processor-based implementations. The new chip sets employ the latest silicon data access arrangement (DAA) technology from Silicon Laboratories Inc. of Austin, Tex., said Agere. The silicon DAA integrates coder-decoder (codec) functionality and a safe barrier between a modem and phone line without the use of bulky components, such as transformers, according to Agere. Agere's new chip sets feature V.92/V.44 56-kilobits-per-second modem data rates and enable single-sided MDC modem cards by fitting all components on one side of the circuit board, said the company. The two-chip solution for notebook computers consists of an AC97 digital interface device, called the SV92A2, plus a silicon DAA device, designated CSP1038. Agere said it is also offering a two-chip set for PCI applications in desktop PCs.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Motorola Offers Free Soft Modem Reference Design
- ViaSat Gains High-Rate Modem and Design Technologies with Acquisition of Assets of Gray Labs
- Synopsys Accelerates First-Pass Silicon Success for Banias Labs' Networking SoC
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology