Acacia Communications Reduces Simulation Regression Turnaround Time by 2X Using Synopsys VCS Fine-Grained Parallelism Technology for High-Speed Optical Interconnect SoCs
MOUNTAIN VIEW, Calif. -- May 18, 2017 -- Synopsys, Inc. (NASDAQ: SNPS) today announced that Acacia Communications has successfully deployed Synopsys VCS Fine-Grained Parallelism (FGP) technology in production, to reduce regression turnaround time (TAT) by 2X. With its seamless integration into Acacia's VCS simulation regression environment on existing X86 hardware platform, VCS FGP delivered these simulation performance gains without any changes or disruption to the existing simulation flow.
"In order to perform comprehensive verification of our high-speed optical networking and interconnect products, we run daily simulation regressions that include more than 2000 complex test scenarios," said Jon Stahl, ASIC Manager at Acacia Communications. "With VCS FGP we reduced our regression TAT from 20 hours to under 12 hours, leaving our engineers with a full 12-hour window to analyze and fix any failures before the next regression run. This has resulted in a significant productivity boost for our verification efforts."
VCS FGP technology uses existing multi-core and many-core x86 CPU platforms to accelerate simulation performance. FGP is native to VCS simulation engines, therefore no changes or disruption to the existing simulation flows is required. All existing VCS features such as save-restore, NLP, X-Propagation simulation, and Verdi® debug with parallel FSDB continue to work as before with no changes necessary to the design or testbenches.
"We continue to extend our market leadership in simulation performance and innovate on our VCS FGP technology," said Ajay Singh, vice president of engineering for the Synopsys Verification Group. "As our customers deploy VCS FGP in production, they achieve significant productivity and TAT gains with these performance innovations."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- Synopsys Integrates VERA and VCS to Boost Verification Performance <!-- verification -->
- Synopsys VCS Verilog Simulator Incorporates Breakthrough Verification Capabilities
- Synopsys' VCS Verilog Simulator Delivers Accurate Gate-level ASIC Simulation to Oki Semiconductor Customers
Latest News
- TSMC March 2026 Revenue Report
- CoreHW Expands RTLS Portfolio with All-in-One CoreRTLS Software Platform
- Rapidus Opens Analysis Center and Rapidus Chiplet Solutions
- NEDO Approves Rapidus’ FY2026 Plan and Budget for 2nm Semiconductor Projects
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure