IP Catalog > RISC-V

RISC-V IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (247)
Compare 247 IP from 59 vendors (1 - 10)
  • Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
    • Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex. Designed for a range of applications requiring maximum single thread performance in Linux-capable devices. Improved performance compared with Gen#1.
    Block Diagram -- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
  • 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
    • 64-bit RISC-V core with in-order single issue pipeline based complex.
    • Tiny Linux-capable processor optimized for low power and small area.
    • Ideally fits IoT applications requiring Linux.
    Block Diagram -- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
  • Tiny, Ultra-Low-Power Embedded RISC-V Processor
    • The BA5x-TN is a compact, ultra-low power, 32-bit, deeply embedded processor IP core.
    • With a two-stage execution pipeline, the processor implements the Embedded variant of the base RV32 ISA (RV32E).
    • It uses just 16 general-purpose compressed instructions and omits other resource-demanding extensions.
    Block Diagram -- Tiny, Ultra-Low-Power Embedded RISC-V Processor
  • Low-Power Embedded RISC-V Processor
    • The BA5x-LP is a highly efficient, low-power, 32-bit, deeply embedded processor IP core.
    • The two-stage pipeline processor implements either the RV32I or RV32E instruction set.
    • It comes pre-configured with the Multiply/Divide (M) and Compressed Instruction (C) extensions, providing a more flexible and capable platform without a significant increase in area or power.
    Block Diagram -- Low-Power Embedded RISC-V Processor
  • Enhanced-Processing Embedded RISC-V Processor
    • The BA5x-EP is a highly-featured 32-bit RISC-V embedded processor IP core optimized for complex, processing-demanding applications.
    • It is equipped with a floating-point unit and cache memories, supports hardware-level virtualization, and is suitable for concurrent execution in a multi-processor environment.
    Block Diagram -- Enhanced-Processing Embedded RISC-V Processor
  • Vector-Capable Embedded RISC-V Processor
    • The EMSA5-GP is a highly-featured 32-bit RISC-V embedded processor IP core optimized for processing-demanding applications.
    • It is equipped with floating-point and vector-processing units, cache memories, and is suitable for concurrent execution in a multi-processor environment.
    Block Diagram -- Vector-Capable Embedded RISC-V Processor
  • Compact Embedded RISC-V Processor
    • The BA5x-CM is a feature-rich 32-bit deeply embedded processor.
    • Equipped with a floating-point unit and an instruction cache memory and supporting concurrent execution in a multiprocessor environment, it is well-suited to a wide range of edge IoT and similar applications.
    Block Diagram -- Compact Embedded RISC-V Processor
  • Multi-core capable 64-bit RISC-V CPU with vector extensions
    • The SiFive® Intelligence™ X180 core IP products are designed to meet the increasing requirements of embedded IoT and AI at the far edge.
    • With this 64-bit version, X100 series IP delivers higher performance and better integration with larger memory systems.
    Block Diagram -- Multi-core capable 64-bit RISC-V CPU with vector extensions
  • Multi-core capable 32-bit RISC-V CPU with vector extensions
    • The SiFive® Intelligence™ X160 core IP products are designed to meet the increasing requirements of embedded IoT and AI at the far edge.
    • With this 32-bit version, X100 series IP can be optimized for power efficiency and severely area-constrained applications.
    Block Diagram -- Multi-core capable 32-bit RISC-V CPU with vector extensions
  • Multi-core capable RISC-V processor with vector extensions
    • The SiFive® Intelligence™ X280 Gen 2 is an 8-stage dual issue, in-order, superscalar design with wide vector processing (512 bit VLEN/256-bit DLEN).
    • It supports RISC-V Vectors v1.0 (RVV 1.0) and SiFive Intelligence Extensions to accelerate critical AI/ML operations.
    Block Diagram -- Multi-core capable RISC-V processor with vector extensions
×
Semiconductor IP