IP Catalog > Parallel FFT

parallel FFT IP

Filter
Filter
Search (11)
Compare 11 IP from 7 vendors (1 - 10)
  • Dual Parallel FFT
    • Fastest most power efficient architecture optimized for 128 to 4096 points FFTs
    • Optimized Butterflies/Dragonflies, reductions from constant twiddle factors reduces logic
    • No pipeline limit, fully asynchronous to maximum pipeline stages
    • upto 32 points in/out per clock cycle, ultra high performance, 12.5 GSPS+ possible in FPGA
  • Parallel FFT
    • Fastest most power efficient architecture optimized for short FFTs, 4 to 64 points
    • Optimized Butterflies/Dragonflies, reductions from constant twiddle factors reduces logic
    • No pipeline limit, fully asynchronous to maximum pipeline stages
    • N points in/out per clock cycle, ultra high performance, 25 GSPS+ possible in FPGA
  • Parallel Butterfly FFT
    • ParaCore Architect parametric-based core provides maximum adaptability and flexibility (see details on the FFT Parameters)
    • Completely proven in many real-world applications
    • Supports any radix-2 length FFT and IFFT transformations
    • Variable length option for runtime per-transform length select
  • Mixed Radix FFT
    • lengths other than radix-2 possible (i.e. 768, 256 x 3)
    • Parallel FFT structures to increase performance
    • Fixed or floating point math
    • wide range of performance options
  • N-Point FFT/IFFT
    • Parameterisable FFT block size
    • Parameterisable input signal width
    • Parameterisable internal scaling type (unscaled, scaled on every stage, optimised scaling)
    • Programmable input and output word lengths and internal precision
    Block Diagram -- N-Point FFT/IFFT
  • ASIP-2
    • Platform to design Application Specific Instruction Set Processors (ASIPs).
    • Ideal for supporting multi-standard systems.
    • Supports a wide range of complex DSP functions.
    • The ASIP2 performs Fast Fourier Transform (FFT) to convert time domain signals to frequency domain signals for further processing. It supports FFT sizes from 4 to 8K.
    Block Diagram -- ASIP-2
  • Cognitive Radio IP Core
    • Parameterisable Input bit width
    • Parameterisable FFT size
    • Parameterisable HMM window length
    Block Diagram -- Cognitive Radio IP Core
  • Ultra High Speed FFT/IFFT processor
    • Highly pre-synthesis design configurability with detailed generic/parameter values, in order to meet desired implementation trade-offs.
  • IEEE 754 Floating Point Coprocessor
    • User selectable precision
    • Fast Hardware execution of primary math functions
    • Full IEEE compliance in hardware
    • Smaller Fast mode only version with full IEEE compliance via software support
  • DVB-S2X Multi-Carrier Demodulator
    • Supports CCM, ACM and VCM
    • Supports roll-off factors 5%, 10%, 15%, 20%, 25% to 35%
×
Semiconductor IP