PCIe DMA Controller IP
Filter
Compare
25
IP
from 13 vendors
(1
-
10)
-
ULL PCIe DMA Controller
- PCIe Gen 3 (x16)
- Ultra-fast transfer of data between FPGA logic and memory mapped user space
- Multi-channel circular buffer architecture
- Zero-copy circular buffers memory mapped to user space
-
PCIe DMA Controller (Low Latency)
- Implements standard Transaction layer functions e.g. TLP generation/reception, TLP completion handling and interrupt generation
- Implements 32-bit, 64-bit, 128-bit and 256-bit User application. (Width selection is based on PCIe endpoint interface width)
- PCIe Gen1, Gen2 and Gen3 support.
- Up to 8 independent DMA channels with each channel capable of operating in Block-DMA or Scatter-Gather DMA modes
-
Fibre Channel ASM (Anonymous Subscriber Messaging) Core
- Message label validation checks performed in hardware
- Multiple user modes for receiving messages, including strictly mapped message-to-buffer and free-buffer implementations
- Transmit message chaining options provided
- Complete set of registers for managing core and configuring core options
-
PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- Designed to the USB4 Specification v1.0
- Follows PCIe 1.0 protocol, but can operate at any compatible speed
- Supports the PCI-SIG Single-Root I/O Virtualization (SR-IOV) Specification
-
AXI4 Multi-Channel DMA Controller
- 1 - 16 Multi-Channel High Performance DMA Controller Engines:
- Up to 16 DMA transfers in parallel active
- Hardware or Software Initiated Transfers
- Link-List Processor for Autonomous & Chained Block Transfers
-
Ethernet Real-Time Publish-Subscribe (RTPS) IP Core
- OMG DDSI-RTPS 2.2 compliant interface with hardware-based offload
- Hardware DMA engines with message label mapped buffers
- Message label validation and filtering
- Host processor offloaded from all networking responsibilities
-
PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe Interface
- Supported silicon:
- AMBA AXI Interface
- Data Engine and Address translation for PCIe-to-AXI and AXI-to-PCIe transfers
-
PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe Interface
- Supported silicon:
- AMBA AXI Interface
- Data Engine and Address translation for PCIe-to-AXI and AXI-to-PCIe transfers
-
CCIX 1.1 Controller with AMBA AXI interface
- Controller IP for PCIe 5.0, 4.0, 3.1/3.0 Supporting Root Port, Endpoint, Dual-mode, Switch Port Configurations, with CCIX ESM Support and AMBA AXI Interconect User Interface
-
CXL 2.0 Dual Mode Controller
- Compatible with CXL 2.0 specification and backward compatible with CXL V1.0 and CXL V1.1