DDR SDRAM IP
Filter
Compare
230
IP
from 24 vendors
(1
-
10)
-
DDR SDRAM Controller - Pipelined for ispXPGA and ORCA4
- Performance of Greater than 100MHz (200 DDR)
- Interfaces to JEDEC Standard DDR SDRAMs
- Supports DDR SDRAM Data Widths of 16, 32 and 64 Bits
- Supports up to 8 External Memory Banks
-
DDR SDRAM Controller - Non-Pipelined
- Performance of Greater than 133MHz (266 DDR)
- Interfaces to JEDEC Standard DDR SDRAMs
- Supports DDR SDRAM Data Widths of 16, 32 and 64 bits
- Supports up to 8 External Memory Banks
-
DDR SDRAM Controller - Pipelined
- Interfaces to industry standard DDR SDRAM devices and modules
- High-performance DDR 400/333/266/200/133 operation for LatticeECP3, LatticeECP2/M, LatticeECP2/MS and LatticeSC/M devices; DDR 333/266/200/133 operation for LatticeECP/EC devices; and DDR 266/200/133 operation for LatticeXP devices
- Programmable burst lengths of 2, 4 or 8 for DDR
- Programmable CAS latency of 2 or 3 cycles for DDR
-
Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- Comprehensive :
- Customizable :
- Supports :
-
DDR SDRAM Controller
- GMII and single data rate (SDR) XGMII interfaces to 1G/10GbE (10M-10GbE) MAC, 8 bits at 125 MHz and 72 bits at 156.25 MHz respectively for data transfer
-
DDR SDRAM Controller
- Supports industry standard Double Data Rate (DDR) SDRAM.
- Designed for ASIC and FPGA implementations in various system environments.
- Programmable memory size and data width.
- Supports industrial standard 64Mbit, 128Mbit and 256Mbit DDR SDRAMs.
-
Avalon Mobile DDR Memory Controller
- 200 MHz Cyclone / Stratix memory performance
- Supports all standard Mobile DDR SDRAM devices
- 1 to 16 Avalon® independent local bus port interfaces
- Avalon Pipelined and Burst transfers
-
DDR1 DDR2 SDRAM Memory Controller
- Memory Interface
- Supported Soc Bus Interconnect
