DDR SDRAM IP
Filter
Compare
214
IP
from 28 vendors
(1
-
10)
-
DDR SDRAM Controller - Pipelined for ispXPGA and ORCA4
- Performance of Greater than 100MHz (200 DDR)
- Interfaces to JEDEC Standard DDR SDRAMs
- Supports DDR SDRAM Data Widths of 16, 32 and 64 Bits
- Supports up to 8 External Memory Banks
-
DDR SDRAM Controller - Non-Pipelined
- Performance of Greater than 133MHz (266 DDR)
- Interfaces to JEDEC Standard DDR SDRAMs
- Supports DDR SDRAM Data Widths of 16, 32 and 64 bits
- Supports up to 8 External Memory Banks
-
Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- Comprehensive :
- Customizable :
- Supports :
-
DDR SDRAM Controller - Pipelined
- Interfaces to industry standard DDR SDRAM devices and modules
- High-performance DDR 400/333/266/200/133 operation for LatticeECP3, LatticeECP2/M, LatticeECP2/MS and LatticeSC/M devices; DDR 333/266/200/133 operation for LatticeECP/EC devices; and DDR 266/200/133 operation for LatticeXP devices
- Programmable burst lengths of 2, 4 or 8 for DDR
- Programmable CAS latency of 2 or 3 cycles for DDR
-
DDR SDRAM Controller
- GMII and single data rate (SDR) XGMII interfaces to 1G/10GbE (10M-10GbE) MAC, 8 bits at 125 MHz and 72 bits at 156.25 MHz respectively for data transfer
-
DDR SDRAM Controller
- Supports industry standard Double Data Rate (DDR) SDRAM.
- Designed for ASIC and FPGA implementations in various system environments.
- Programmable memory size and data width.
- Supports industrial standard 64Mbit, 128Mbit and 256Mbit DDR SDRAMs.
-
DDR multiPHY IP
- Support for JEDEC standard DDR2, DDR3/3L/3U, LPDDR, and LPDDR2 SDRAMs
- When combined with a Synopsys Universal DDR digital controller core and Verification IP Synopsys provides a complete multi-protocol DDR interface IP solution
- Scalable architecture that supports from 0 to 1066 Mbps
- DFI 2.1 interface to controller
-
Gen 2 DDR multiPHY IP
- Support for JEDEC standard LPDDR2, LPDDR3, and DDR3 SDRAMs
- Scalable architecture that supports data rates up to DDR3-2133
- Support for DIMMs
- Delivery of product as a hardened mixed-signal macrocell components allows precise control of timing critical delay and skew paths
-
Performance Enhanced version of DDR Enhanced Memory Ctl (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2
- Select a complete multi-ported Enhanced Universal DDR Memory Controller offering 1 to 16 host ports, or join a third-party scheduler to a single-port Enhanced Universal Protocol Controller
- Support for JEDEC standard DDR2, DDR3, DDR4, LPDDR/Mobile DDR, LPDDR2, LPDDR3, and LPDDR4 SDRAMs
- Compatible with all Synopsys DDR PHYs (excluding DDR2/DDR PHYs) using DFI-compliant interfaces
