OTP IP for TSMC
Welcome to the ultimate OTP IP for TSMC hub! Explore our vast directory of OTP IP for TSMC
All offers in
OTP IP
for TSMC
Filter
Compare
283
OTP IP
for TSMC
from 4 vendors
(1
-
10)
-
16x8 Bits OTP (One-Time Programmable) IP, TSMC CM018G 0.18um 1.8V/3.3V Process
- Compatible with TSMC CM018G 0.18um 1.8V/3.3V process
- Core 1.8 V devices only
- Wide voltage range: 1.4–2.0 V read voltage and 3.3 V ± 5% program voltage.
- Speed: program time 9–30 µs per bit, 500-ns read cycle time, 8-bit at a time
-
4Kx8 Bits OTP (One-Time Programmable) IP, TSMC 0.18µm 1.8V/5V Mixed-Signal Process
- Fully compatible with TSMC 0.18µm mixed-signal process
- Low voltage: 1.8 V ± 10% read and 3.6 V ± 5% program
- High speed: 10-µs program time per bit, and 30-ns cycle time to read 8 bits at a time
- Asynchronous input and latched output
-
32x8 Bits OTP (One-Time Programmable) IP, TSMC 0.18um Mixed-Signal 1.8V/3.3V Process
- Fully compatible with TSMC 0.18um 1.8V/3.3V Mixed-Signal, General Purpose process
- Wide voltage range: 1.05-3.6 V read voltage and 3.6-3.9 V program voltage
- Speed: 9-15.3 µs program time per bit, & 1000-ns read cycle time (1 MHz, max.), 8-bit outputs at a time
- Asynchronous mode with output latches
-
512x8 Bits OTP (One-Time Programmable) IP, GLOBALFOUNDRIES 0.13um BCD 1.5V/5V Process
- Fully compatible with GLOBALFOUNDRIES® 130BCD process
- Operating voltage:
- – Read: VDD 1.5 V ± 10% and VDDP 3.3 V/5 V ± 10%
- – Program: VDDP 4.5 V ± 5% and VDD 1.5 V ± 10%
-
4608x12 Bits OTP (One-Time Programmable) IP, TSMC 40ULP 0.9V/2.5V Process
- Fully compatible with standard TSMC 40nm ULP 0.9V/2.5V CMOS logic process
- Low voltage: VDD 0.9 V ± 10% for read and program; VDDP: 1.71–3.60 V for read and 2.65 V ± 5% for program
- High speed program: 10-us programming time and support up to dual-bit concurrent programming at one CLK cycle
- High speed read: 10-MHz read clock (100-ns cycle time) per 12-bit word.
-
1Kx8 Bits OTP (One-Time Programmable) IP, TSMC 40ULP 1.1/2.5V Process
- Fully compatible with standard TSMC 40nm ULP 1.1V / 2.5V CMOS process
- Low voltage: VDD 1.1 V ± 10% read and VDDP 2.1 V ± 5% program
- High speed program: 10-us single-bit programming
- High speed read: 9-MHz read clock at 8-bit word.
-
Embedded OTP (One-Time Programmable) IP, 512x16 bits for 1.8V/3.3V Logic
- Logic Embedded IP
- Programming with channel hot electron injection, erasing with UV illumination
- High yield performance
- Small IP size
-
Embedded OTP (One-Time Programmable) IP, 1280x8 bits for 5V BCD_PLUS
- Logic Embedded IP
- Programming with channel hot electron injection, erasing with UV illumination
- High yield performance
- Small IP size
-
Embedded OTP (One-Time Programmable) IP, 256x8 bits for 1.5V/5V BCD
- Logic Embedded IP
- Programming with channel hot electron injection, erasing with UV illumination
- High yield performance
- Small IP size