V-by-One Receiver
Overview
Analog part of 600Mbps to 4Gbps 4-lane V-By-One receiver with embedded CDR circuit, VCC=0.9V; UMC 28nm HPC+ LowK Logic Process.
Technical Specifications
Foundry, Node
28nm
Related IPs
- V-By-One Receiver IP
- MIPI CSI-2 Receiver
- MIPI D-PHY CSI-2 RX (Receiver) IP
- GLONASS/GPS/Galileo/BeiDou multisystem single-band 2-channel receiver RFIC
- Dual FPD-link, 30-Bits Color LVDS Receiver, 170Mhz (SVGA/FHD@120Hz) LVDS de-serializer 10:70 channel decompression with automatic de-skew
- MIPI D-PHY DSI RX (Receiver) IP