Sub-LVDS receiver followed by 1:4 de-serializer
Overview
The S13V25_CCP2RX _01 recovers a serial bit stream containing image data and converts it to a 4-bit 1/4 rate word. The receiver defined in this IP is only required to interface with the image sensor. The receiver consists of two LVDS receiver cells (Strobe and Data) followed by a 1:4 de-serializer. Only Data-Strobe mode needs to be supported in this design. Therefore the clock may always be recovered using a DDR Flop clocked by the XOR of Strobe and Data. In addition, only Sub-LVDS electrical requirements must be met.
Key Features
- Sub-low voltage differential signaling input: VID = 25mV MIN.
- Converts the subLVDS strobe/data (up to 960 Mbps throughput bandwidth) back into parallel 4 bits of CMOS data/strobe
- Power-down control function
- Full industrial operating temperature range -40 ~ +125 °C
- SMIC 0.13um Logic Salicide Process (1p6m, 1.2V/2.5V)
- On chip 100ohm resistance between receivers’ each positive input and negative input
- Positive clock edge with data output
Technical Specifications
Foundry, Node
SMIC 0.13um
SMIC
Pre-Silicon:
130nm
EEPROM
,
130nm
G
,
130nm
LL
,
130nm
LV
Related IPs
- 32:1 serializer followed by sub-LVDS drivers
- Dual FPD-link, 30-Bits Color LVDS Receiver, 170Mhz (SVGA/FHD@120Hz) LVDS de-serializer 10:70 channel decompression with automatic de-skew
- Camera Sub-LVDS Receiver
- SMIC 55nm sub-LVDS Receiver
- SMIC 55nm sub-LVDS Receiver
- Camera MIPI D-PHY v1-1 1.5Gbps / sub-LVDS combo Receiver 4-Lane