USB 1.1 PHY IP, UMC 0.5um Logic process
Overview
USB 1.1 PHY, UMC 0.5um Logic process 3.3V 1P3M.
Technical Specifications
Foundry, Node
UMC 500nm Logic
UMC
Pre-Silicon:
500nm
Related IPs
- CSMC 0.13um USB 1.1 PHY
- USB 1.1 Host Controller IP
- Single Port SRAM Compiler IP, UMC 65nm SP process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process