UMC 55nm ULP/LowK Process via ROM compiler for well bias
Overview
UMC 55nm ULP/LowK Process via ROM compiler for well bias
Technical Specifications
Foundry, Node
UMC 55nm
UMC
Pre-Silicon:
55nm
Related IPs
- UMC 55nm ULP/LowK Process via1 ROM compiler well bias
- UMC 55nm embedded flash and embedded e2prom ultra low power split-gate via 1 ROM compiler with well bias
- UMC 55nm embedded flash and embedded e2prom ultra low power splite-gate synchronous via1 rom complier with well bias
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- UMC 55nm ULP/LowK Process Single-Port SRAM with well bias HVT Memory Compiler