UMC 0.13um LL/FSG Logic Process miniLib+ M1 ECO cells
Overview
UMC 0.13um LL/FSG Logic Process miniLib+ M1 ECO cells
Technical Specifications
Foundry, Node
UMC 0.13um
UMC
Pre-Silicon:
130nm
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um LL/FSG process
- Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
- Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.13um LL/FSG process