Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.11um LL/FSG process
Overview
UMC 0.11um LL/FSG Logic process high density Generic Core Cell Library.
Technical Specifications
Foundry, Node
UMC 110nm LL/FSG
UMC
Pre-Silicon:
110nm
Related IPs
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm SP process
- Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm SP process
- Standard Cell (MiniLib) Library IP, 7 tracks, HJTC 0.18um eFlash/G2 process
- Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.13um HS/FSG process
- HHGrace 0.11um ULL Process 6track Std Cell Library
- 7 track Extra Low Consumption standard cell library with Dual voltage capability (1.8 V +/-10% / 1.1 V +/- 10%)