The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
Overview
The S5 Series offers 64-bit RISC-V performance with 32-bit power and area. The S5 core has a 5-6 stage pipeline, offering a great balance between performance and efficiency.
Key Features
- Up to 8 coherent S5 Cores and optional L2 Cache Controller
- Configurable core performance
- Double precision Floating Point Unit
- Level 1 Memory System and ECC
- Number, type, and width of bus interfaces
- Support for SiFive Insight Advanced Trace and Debug
Applications
- Consumer Electronics
- Motor Control
- Industrial Automation
- Storage
- High-performance embedded
Deliverables
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Technical Specifications
Maturity
Now
Related IPs
- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
- 64-bit embedded processor, fully compliant with the RISC-V ISA
- Ultra High Performance 32-bit RISC-V Embedded Processor
- Ultra High Performance 64-bit RISC-V Embedded Processor
- High Performance 64-bit RISC-V Multi-Core Application Processor
- High performance 32-bit RISC-V Processor