The 64-bit AX27 is a 5-stage processor that supports the latest RISC-V specification, including "G" ("IMAFD") standard instructions, "C" 16-bit compression instructions, "P" Packed-SIMD/DSP instructions, "N" for user-level interrupts and Memory Management Unit (MMU) for Linux support.
AX27 features branch prediction, instruction and data caches, local memories, ECC error protection, and Andes Custom Extension™ to add custom instructions to accelerate performance and reduce power consumption. In addition, it incorporates MemBoost to greatly enhance memory bandwidth and reduce memory latencies for applications with intensive memory accesses. AX27 also includes vectored and preemptive interrupts to serve diversified system events, AXI 64-bit bus, rich power management, and JTAG debug interface and trace interface for software development support.
64-bit CPU with Modern RISC Architecture, MemBoost and PMA
Overview
Key Features
- AndeStar™ V5 Instruction Set Architecture (ISA), compliant to RISC-V technology
- Floating point extensions
- DSP/SIMD ISA to boost the performance of voice, audio, image and signal processing
- Andes extensions, architected for performance and functionality enhancements
- Separately licensable Andes Custom Extension™ (ACE) for customized acceleration
- 64-bit CPU architecture, enabling software to utilize the memory spaces far beyond 4G bytes imposed by 32-bit CPUs
- 16/32-bit mixable instruction format for compacting code density
- Branch predication to speed up control code
- Return Address Stack (RAS) to speed up procedure returns
- Memory Management Unit (MMU), Physical Memory Protection (PMP) and Programmable Physical Memory Attributes (PMA)
- MemBoost for heavy memory transactions
- Flexibly configurable Platform-Level Interrupt Controller (PLIC) for supporting wide range of system event scenarios
- Enhancement of vectored interrupt handling for real-time performance
- Advanced CoDense™ technology to further reduce code size on top of "C" extension
Block Diagram
Applications
- Machine Learning, Deep Learning
- Computer Vision and Pattern Recognition
- Linux Operating System Based Applications
- Advanced High Capacity Storages
Technical Specifications
Related IPs
- Compact High-Speed 32-bit CPU Core with MemBoost and PMA
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- 64-bit CPU with RISC-V Vector Extension
- 64-bit CPU with RISC-V Vector Extension
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Vector Floating-point coprocessor based on ARM VFPv2 Instruction Set Architecture for FA626TE 32-bit RISC CPU