SSTL_ I/O Pad Set
Overview
The SSTL_2 pad set is a full complement of I/O, power, and spacer cells (total of 14 cells) that are necessary to assemble a padring by abutment. Since the SSTL_2 normally operates with its own isolated power domain (2.5V), a “rail-splitter” support cell (SPP_RS_005_25V) is included to allow the designer to easily break the lines that should not connect to the rest of the padring, while allowing VDD and VSS to be continuous within the padring.
Deliverables
- a. Physical abstract in LEF format (.lef)
- b. Timing models in Synopsys Liberty formats (.lib and .db)
- c. Calibre compatible LVS netlist in CDL format (.cdl)
- d. GDSII stream (.gds)
- e. Behavioral Verilog (.v)
- f. Layout Parasitic Extraction (LPE) SPICE netlist (.spice)
- g. Databook (.pdf)
- h. Library User Guide - ESD Guidelines (.pdf)
Technical Specifications
Short description
SSTL_ I/O Pad Set
Vendor
Vendor Name
Foundry, Node
UMC 55nm
Maturity
Silicon Proven
Availability
Available Now
Related IPs
- SSTL_15 / SSTL_18 Combo I/O Pad Set
- SSTL_15 IO Pad Set
- SSTL_15_18 IO Pad Set
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- RF I/O Pad Set and Discrete RF ESD Protection Components
- 1.8V Programmable 100MHz Oscillator I/O Pad Set