The SSL1 core implements SSL and/or TLS frameworks with a configurable variety of cipher suites.
SSL1-AXI has a “lookaside” interface to the rest of system through two AXI interfaces:
•AXI3/AXI4 slave for control
•AXI3/AXI4 master for data transfer
The data stream through the control interface contains processing commands. Each command consists a pointer to the descriptor in the system memory. Descriptor contains source, destination, encryption context, processing length, and status.
The encryption context (keys, encryption state, etc.) as well as the packets are stored in the system memory attached to the AXI bus and are read and written via the master interface.
The design is fully synchronous and is available in Verilog.
SSL/TLS Processor IP Core with an AXI Bus Interface
Overview
Key Features
- Throughput of 6-8 bits per clock (600-800 Mbps at 100 MHz)
- Supports both encryption and decryption
- Optional public-key RSA and ECC engines
- Done signal for interrupting the CPU
- Test bench provided
Block Diagram
Applications
- Embedded SSL/TLS applications
Technical Specifications
Short description
SSL/TLS Processor IP Core with an AXI Bus Interface
Vendor
Vendor Name
Related IPs
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an MPU, L1 and L2 caches
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an FPU, an MPU, L1 and L2 caches
- Efficient Linux-capable application core with a 9-stage in-order pipeline, an MMU, L1 and L2 caches, and cache coherency
- Centralised Real Time Processor IP Core
- AXI Bridge with DMA for PCIe IP Core
- AXI Bridge for PCIe IP Core