The SSL1 core implements SSL and/or TLS frameworks with a configurable variety of cipher suites.
SSL1-AXI has a “lookaside” interface to the rest of system through two AXI interfaces:
•AXI3/AXI4 slave for control
•AXI3/AXI4 master for data transfer
The data stream through the control interface contains processing commands. Each command consists a pointer to the descriptor in the system memory. Descriptor contains source, destination, encryption context, processing length, and status.
The encryption context (keys, encryption state, etc.) as well as the packets are stored in the system memory attached to the AXI bus and are read and written via the master interface.
The design is fully synchronous and is available in Verilog.
SSL/TLS Processor IP Core with an AXI Bus Interface
Overview
Key Features
- Throughput of 6-8 bits per clock (600-800 Mbps at 100 MHz)
- Supports both encryption and decryption
- Optional public-key RSA and ECC engines
- Done signal for interrupting the CPU
- Test bench provided
Block Diagram
Applications
- Embedded SSL/TLS applications
Technical Specifications
Related IPs
- ARC HS47D 32-bit, dual-issue processor core, ARCv2DSP ISA, with 100+ DSP instructions and I&D cache
- ARC EM7D DSP Enhanced 32-bit processor core with caches, ARCv2DSP ISA, for low power embedded DSP ap
- ARC EM11D Enhanced 32-bit processor core, ARCv2DSP ISA with Cache and XY Memory
- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
- AES Crypto and SHA-2 Hash Core with DMA
- USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface