The Single-port 16/32/64 bit DDR266 controller IP core is a DDR266 SDRAM controller AMBA AHB back-end. The controller can interface two 16-, 32- or 64-bit DDR266 memory banks to a 32-bit AHB bus. The controller acts as a slave on the AHB bus where it occupies a configurable amount of address space for DDR SDRAM access. The DDR controller is programmed by writing a configuration register mapped located in AHB I/O address space.
Internally, the core consists of an AHB/DDR controller and a technology specific DDR PHY.
Single-port 16/32/64-bit DDR266 Controller
Overview
Key Features
- AMBA AHB interface
- Low area consumption
- Compatible with AMBA-2.0
Deliverables
- VHDL source code
- Synplify project file
- VHDL test bench
- Template design for LEON3 processor
- FPGA evaluation board (optional)
Technical Specifications
Maturity
Production
Availability
Immediately
Related IPs
- ISA / PC Card / PCMCIA CompactFlash Controller
- 16/32/64-bit Application Adaptive Processor
- Compactflash/PCMCIA Slave Controller
- Synchronous single-port, dual-port, and two-port register files
- 2.5/3.3V I/O Compatible with DDR266 & SDRAM, Stagger, 1P5M
- USB4.0 router, Certified USB 5G/10G and 20G Device controller