2.5/3.3V I/O Compatible with DDR266 & SDRAM, Stagger, 1P5M
Technical Specifications
Foundry, Node
0.25um
Maturity
Silicon Proven
TSMC
Pre-Silicon:
250nm
G
Related IPs
- 2.5/3.3V I/O Compatible with PCIX 1.0, Stagger, 1P5M
- 2.5/3.3V I/O Compatible with PCIX 1.0, Stagger, 1P5M
- Instruction Set Compatible with the 8052 8-bit Microcontroller Architecture
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.