The Secure Hash Algorithm (SHA) is a family of cryptographic hash function. This family includes SHA-0, SHA-1, SHA-2 and SHA-3. The SHA IP is focused on SHA-1 and SHA-2 algorithms.
Although this algorithm is applied mainly in digital signature technology, there is a large range of other applications using this algorithm as key derivation functions (KDFs) and random bit/number generation.
Secure-IC's Securyzr™ Tunable Hash (SHA1-SHA2) Hardware accelerator
Overview
Key Features
- AMBA interface
- Supported function: SHA1, SHA2-224, SHA2-256, SHA2-384, SHA2-512, SHA2-512/224, SHA2-512/256
- Compliant with FIPS-180-4
- Tunable performance (area and performance) - From low area to high-performance
- Compliant with HMAC function
- Optional: automatic padding
Benefits
- Easy to integrate
- Tunable solution
- Fully digital
- AMBA interface
- Strong technical support
Applications
- Automotive
- IoT
- eHealth
- Defense
- Payments
- Servers
- Smart Grid
- Identity
- Media & Entertainment
- Memory & Storage
- Consumer Electronics
- Edge & Cloud
- Trusted Computing
- AI
- Printer
- Industry
Deliverables
- Technical specifications document including User manual, Integration guideline, Test Plan
- VHDL RTL code
- VHDL testbench and scripts for simulation
- RTL of the AMBA wrapper
- SW driver
- Support for integration
Technical Specifications
Maturity
Silicon Proven
Related IPs
- Secure-IC's Securyzr™ Tunable Hash (SHA3) Hardware accelerator
- Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator
- Secure-IC's Securyzr™ Tunable SM4 Hardware accelerator with SCA protections
- Secure-IC's Securyzr(TM) TLS Handshake Hardware Accelerator
- Secure-IC's Securyzr(TM) Blockchain Hardware Accelerator
- Secure-IC's Securyzr™ Tunable AES (ECB, CBC, CTR, XTS, CCM, GCM) accelerator - optional SCA protection