Customers are increasingly utilizing third-party standards-based IP in their designs, but face several challenges. With more IP and more complex interface protocols, the integration effort to incorporate all of the IP into an SoC can take much longer. Companies are spending as much on integration effort as they are on their IP while project schedules are getting shorter.
Synopsys Interface IP Subsystems, one part of the IP Accelerated initiative, reduce design risk and accelerate time-to-market. The Synopsys Interface IP Subsystems consist of pre-validated, fully integrated solutions that utilize Synopsys’ IP and tools for the specific SoC application. Synopsys Interface
IP Subsystems reduce the overall effort and cost of assembling and integrating IP into an SoC, allowing designers to focus their efforts on differentiating their product and speeding time-to-market.
Pre-verified Interface IP Subsystems reduce design risk and accelerate time-to-market
Overview
Benefits
- Accelerate interface IP subsystem development for complex protocols, such as DDR, PCIe®, USB, and Ethernet, as well as multiprotocol subsystems
- Meet critical project schedules by using Synopsys IP protocol and SoC design experts to configure and customize the pre-designed subsystem to the unique SoC requirements
- Minimize the subsystem integration effort through the use of pre-validated subsystem and verification tests focused on SoC integration
- Reduce overall development costs while enabling designers to focus on their key competencies
- Provide functionality and value over simple integration of a PHY and controller by including a common register interface between the PHY and controller, debug logic, and more
Deliverables
- Pre-configured, pre-validated Synopsys IP for controllers, PHYs and verification IP (VIP)
- Supplemental subsystem logic for clock, reset, DMA, interrupts, and memory maps
- Power management, debug, and testability logic
- Complete subsystem verification environment that can also be leveraged for SoC verification:
- Scoreboard, checkers and monitors for easy SoC debug
- Comprehensive suite of tests that can be reused at SoC level
Technical Specifications
Maturity
Available on request
Availability
Available
Related IPs
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards
- USB 2.0 Human Interface Devices Design Platform