The GRHSSL IP is a highly configurable high-speed serial link controller, described in VHDL. It can implement:
* SpaceFibre controller (GRSPFI)
* WizardLink controller (GRWIZL)
* ...or both (GRHSSL)
Thanks to the DMA engine, receive and transmit data are autonomously transferred between the serial link and the on-chip bus, which in turn can be either AMBA AHB or AXI.
Highly configurable high-speed serial link controller
Overview
Key Features
- SpaceFibre codec designed according to the SpaceFibre specification ECSS-E-ST-50-11C, single-lane implementation
- WizardLink codec designed to interface with Texas Instrument TLK2711 transceiver
- The IP can inter-operate with off-chip SerDes devices or with FPGA/ASIC hard macros
- Optional 8b10b encoding
- Support for wide (36/40) or narrow (16/20) SerDes interfaces
- Configurable number of DMA channels
- Optional SpaceFibre RMAP support
- Optional fault tolerant features
- Support for both big-endian and little-endian systems
Block Diagram
Technical Specifications
Related IPs
- PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- MIPI HSI Controller - (High-Speed Synchronous Serial Interface)
- MIPI CSI-2 host/device controllers for high-speed serial interface between image processor and camera sensors
- Automotive-grade MIPI CSI-2 host/device controllers for high-speed serial interface between image processor and camera sensors
- MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between application processor and displays
- Ethernet Controller - Configurable MAC solutions for speeds from 10Gbps to 10Mbps