PLL (Frequency Synthesizer) IP, Input: 25MHz - 50MHz, Output: 667MHz - 1300MHz, UMC 90nm SP process
Overview
Input 25M-50MHz, output 667M-1300MHz, frequency synthesizable PLL, UMC 90nm SP/RVT Low-K Logic process.
Technical Specifications
Short description
PLL (Frequency Synthesizer) IP, Input: 25MHz - 50MHz, Output: 667MHz - 1300MHz, UMC 90nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm
- General Purpose Input / Output Controller (GPIO)
- Phase Locked Loop (PLL) Frequency Synthesizer Core
- UMC L90SP 90nm Clock Generator PLL - 240MHz-1200MHz
- UMC L90SP 90nm Clock Generator PLL - 120MHz-600MHz