PLL (Frequency Synthesizer) IP, Input: 133MHz - 266MHz, Output: Output: 133MHz - 266MHz, 266MHz - 533MHz, 533MHz - 1066MHz, UMC 0.13um HS/FSG process
Overview
Input 133MHz - 266MHz, output clock_1X 133MHz - 266MHz, output clock_2X 266MHz - 533MHz, output clock_4X 533MHz-1066MHz, frequency synthesizable PLL, UMC 0.13um HS/FSG Logic process.
Technical Specifications
Short description
PLL (Frequency Synthesizer) IP, Input: 133MHz - 266MHz, Output: Output: 133MHz - 266MHz, 266MHz - 533MHz, 533MHz - 1066MHz, UMC 0.13um HS/FSG process
Vendor
Vendor Name
Foundry, Node
UMC 130nm HS/FSG
UMC
Pre-Silicon:
130nm
Related IPs
- DDR DLL IP, Input: 400MHz - 533MHz, Output: 200MHz - 266MHz (13.5% - 36.6% Delay), UMC 0.13um HS/FSG process
- PLL (Frequency Synthesizer) IP, Input: 12MHz, Output: 800MHz/1000MHz, 533MHz/666MHz, 400MHz/500MHz, 266MHz/533MHz, UMC 55nm SP process
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - UMC 55nm
- General Purpose Input / Output Controller (GPIO)
- Capacitive Sensor - 3pF Sensibility, 460–600kHz Output Frequency - X-FAB0.35µm
- NFC Power Management Unit (0.6/1.2/1.5 V output voltage, 10/20/50 uA output current, 2 MHz output clock frequency)